The purpose of this paper is to describe the architecture and performance of the Event Handler, a fast, programmable data acquisition interface which is linked to and through CAMAC. The special features of this interface make it a powerful tool in implementing data acquisition systems for experiments in nuclear physics.
Summary
The purpose of this paper is to describe the architecture and performance of the Event Handler, a fast, programmable data acquisition interface which is linked to and through CAMAC. The special features of this interface make it a powerful tool in implementing data acquisition systems for experiments in nuclear physics. The data acquisition needs of a large part of nuclear physics fit into an unfortunate space of CAMAC interfacing. On the one hand, it is clear that CAMAC provides a fairly adequate and even fertile mechanism for data acquisition and data acquisition interfacing. On the other hand, it is painfully clear that the major impact on CAMAC has been the demands of industry, and most of the readily available equipment reflect this reality. Nuclear physics style ADCs, TDCs, and like equipment in CAMAC are now appearing, but a module which might act as the brains of a data acquisiton interface has not really appeared. The ubiquitous micro-processor (UP) provides a locally smart crate, able to go through the appropriate motions for the desired data acquisition, able in fact to handle easily a portion of data acquisition. Unfortunately the current CAMAC based jlP systems lack the necessary speed to handle the high rates and burst character of the data acquisition of many of the currently significant types of experiments in nuclear physics. Something at least an order of magnitude faster than the current UP systems is urgently required, though it will require only a small fraction of the processing capability of the PP.
Generally, high-rate multi-parameter experiments scatter relevant information into a few of many 
External ADCs
The one poor design decision in the current EH concerns the handling of our external ADC system. Our current non-CAMAC ADC system dumps a specified number of 24 bit words (parameters) onto a data bus using three control lines. The decision was to bring the bus directly into the EH and mix it with the output from the EH. As it turns out, while this reduces 711 It, rFront Po-nel Pro ceSs50r
the logic overhead somewhat, it reduces significantly the ability of the EH to manage the data stream. Consequently, further improvements to the system will surely see the external ADCs brought in through a separate CAMAC module.
III. The Processor
General Op-Code Operation
The following general operations were incorporated into the processor. They fit comfortably into the architecture of the processor while permitting a fair degree of flexibility and power in the data acquisition configuration.
1) NOP --this no-operation instruction uses one timing cycle; the next instruction is then executed.
2) DELAY --the delay instruction has a duration of one timing cycle plus up to 4095 0.1 psec time intervals. This is used to specify the duration of an output pulse or to wait for a device to complete its task.
3) BRANCH --unconditional jump to a specified address. The address may be specified in the pipeline register (normal branch) or may be fetched from a one-deep stack (return from subroutine). The current location may be stored in the stack (call subroutine). The processor is driven by a 10 MHz clock and has a 20 bit wide by 256 word deep random access memory. The major components of the processor are shown in Figure 1 . The beginning of a cycle clocks the memory into the pipeline register and at the same time increments the address. The next cycle starts typically 0.4 or 0.5 ,sec later, longer than the access time of the memory.
4) LOAD --this instruction stores information in
The op-code is 3 bits wide and is processed by a 3->8 decoder which selects 1 of 7 functions (2 of the outputs are trapped as NOPs). The schematic for the decoding is shown in Figure 2 . The pipeline register is clocked at time zero (TO) , and an extra bit of this register is used to enable the decoder. This ensures that the decoder has settled before its outputs are enabled. At time T300 (300 nsec later), the pipeline op-code is cleared and the decoder is disabled. Any function lasting longer than 300 nsecs must latch the op-code.
The cycle request and timing generation are shown in Figure 3 . A cycle request sets a latch which will be cleared by the first timing pulse (TO) . Note that TO is not generated until after the request goes away. Each timing pulse is 100 nsec wide. The pipeline register is clocked by TO, and the op-code decoding appears midway between TO and T100. Any output enabling is generally accomplished before T100. Then any register clocking or loading is done at time Figure 2 . Op-code Decoding 712 T200, allowing at least 100 nsec of settling time. T200 is used to generate the cycle request for 3 of the functions. Since the request is honored only after it is taken away, TO for the next cycle corresponds to T400 for the current cycle. Those functions generating an address change (BRANCH, SKIP) change the address at T200 and the next cycle begins at T600, allowing 400 nsec access time.
The interrupt operation, which is asynchronous with the timing of the processor, is handled as shown in Figure 3 Setting-up This is a critical process for most multiparameter experiments. A CAMAC system, especially one not on-line with the host computer as during setup time, is generally a blind system. The EH can be programmed readily to execute any data acquisition sequence and to display various converted parameters on a local LED display or on a slave multichannel analyzer. Even though the input to an ADC can be checked on a scope, the conversion gain and lower cutoff can be determined only by running the ADC and displaying the results, and this is particularly true of a TDC (time-to-digital converter) which digitizes a time interval. It has proved to be very easy to program the EH to interrogate a 24-switch module, to read then the desired parameter, and to display or transmit the result. Or it can read a coincidence buffer and then read the parameters indicated by the buffer pattern, as it might during an experiment.
General Parameter List
The simplest (most straight-forward) application is to have the EH read and transmit a prescribed list 713 of modules. This it can do with an average speed of about 2 psec per word. It can then clear the modules and wait for the next event. This is the same sort of cability that a programable crate controller might have, but it does not rely on Q-scan techniques.
Selective Parameter List
The most common aspect of multiparameter experiments is that few of the parameters within a given event will be relevant (i.e., meaningfully nonzero). If there are several master detectors, only one may have detected anything. If there are many slave detectors, few (or none) of them may have detected anything. In this case communications overhead can be greatly reduced, since the EH can first read and store a coincidence buffer (giving the relevant coincidence pattern) and then transmit only those parameters which the buffer pattern indicates are relevant. Since the host computer receives the buffer pattern also, it knows which and how many parameters to expect in this transmission. In many cases this information, in this culled form, is ready to list on magnetic tape (or disk), although the computer may still want to do some immediate coarse processing for on-line monitoring purposes. Front end dead-time should be reduced somewhat if fewer words are read and transmitted. This is especially true if the "irrelevant" data to be ignored were to come from a module with a long conversion time --the system can proceed with the faster units and re-enable the data acquisition system much sooner.
"Crash" Mode
Because there is a relatively long digitizing time associated with many ADCs, especially CAMAC ADCs, it is often desirable to accept an event and start the ADCs digitizing and then, after deciding that the event is in fact not wanted, to stop and clear (crash) the ADCs and to start over again. This is the case when there is a hiah "singles" count rate but a low coincidence count rate. For example, with a "singles" input rate of 10 kHz and an ADC digitizing time of 100 psec, the front end of the acquisition system has a deadtime over 50%. The host computer may also have trouble keeping up the high rate and this could add to the deadtime. Often, unfortunately, it is clumsy or impractical to decide ahead of time with logic circuits that an event is unwanted. Consequently the EH can be most valuable for reducing front end deadtime. As soon as an event is initiated, the EH reads the coincidence buffer and determines whether the pattern is potentially useful; e.g., that there were any slave detectors in coincidence, that there was more than one master detector. If not, the EH can stop and clear the ADCs and other equipment and restart the acquisition process --this it can do comfortably in less than 10 psec. Thus the front end deadtime will improve from over 50% dead to about 10% dead, and the desired coincidence throughput efficiency will nearly double.
A detailed description will be given below.
Handling Mixed Events
Often experiments may be comprised of logically quite separate parts, each generating quite different data patterns. An example would be a set of LED stablized NaI detectors. Regular events would have interspersed in them calibration/stabilization events from the LED driver. Or it might be required that status reports from the equipment be periodically 714 transmitted, reports tions, scalers, etc. handle these cases. they are used more than once. This is especially valuable if the protocols are long or involved, since proaram space is reduced and debugging problems may be reduced. The subroutines could be any of the types listed above including the crash mode. Note finally that the information from the different sections need not be sent to the same place or even over the same path. Status information might be routed to a video display and stabilization information might be routed to a local stabilizing unit.
In-crate Tester
Since it can request any CAMAC function (NAF), the EH can be used as a device to drive a CAMAC module that needs testing. This can be very useful, particularly when the host computer is too busy to act as a testing instrument.
VI. Specific Application --Software "Crash 8) The NONE section clears, through CAMAC, the buffer, the master ADC, and the slave ADCs.
Then it generates an X 0.5 psec external pulse to clear any external modules. Finally it turns the BUSY line off and goes to wait for the next event.
If the processor takes the "BRANCH NONE" jump at CHEK, the full time from sensing the beginning of event to clearing of BUSY is about 9 psec. This can be reduced to about 5 Also, the slave ADCs were slow, so the EH would stop and clear them as soon as it saw they were not needed. This cut the deadtime by about a factor of two.
Experiment-B was more complicated. If either the electron or x-ray detectors fired, the full event was taken. However if one (or more) of the master Nal detectors fired but no slave detector fired, then the system was "crashed" (stopped and cleared). This was very important as the NaT detectors counted at a combined rate of 6 kHz solely from room background; if the background contribution had not been quickly rejected the deadtime would have been > 60%. By crashing unwanted events, the EH held the deadtime under 10% and increased the effective counting rate by a factor of two.
The Future
Experience with the current Event Handler indicates that certain new features and improvements would be desirable, and most of these listed below are planned for the next model of the EH.
1) The Aux needs a Request/Grant protocol (and it would help if serial crate controllers honored this protocol).
2) The processor memory will be expanded to at least 1024 words and at least 4 levels of subroutines will be implemented. At the same time, the interrupt vector will be kept separate from the subroutine return stack.
3) The bit checking instructions will include an "texact"' check, that is, whether a pattern of onbits matches exactly those of the designated register. An instruction checking the number of bits on may also be implemented.
715 4) Four save-and-check registers, instead of two, will be implemented, permitting a check of up to 96 bits. 5) An "A" counter for NAF requests will be implemented so that A-scans can be easily implemented.
6) N and A will be merged into the answer from an NAF request, if desired, so that the host computer can quickly identify the source of a word.
7) The External ADC port will be dropped and will be implemented through a separate CAMAC module.
VIII. Conclusions
The Event Handler satisfies nicely an apparent lack in current data acquisition equipment. This CAMAC based programmable interface is much faster than CAMAC 1lP systems and is better geared for a wide variety of experiments in nuclear physics. Because it is programmable and already linked to CAMAC, it is much more adaptable and versatile than hard wire logic for event managing, particularly if event managing includes the manipulation of CAMAC modules. Because it is essentially totally independent of the host computer, the EH can be immediately implemented into any system possessing a CAMAC interface. It is clear that a fair fraction of the multiparameter experiments at the Holifield Heavy Ion Research Facility (and possibly several other laboratories) will be built around the Event Handler.
I am deeply indebted to N. B. Hickman for his heroic efforts in rapidly and artistically fabricating the prototype Event Handler discussed in this paper.
